

ABSTRACT

An architecture and methodology for implementing Montgomery multiplication on a computer system that supports SIMD instructions is described.